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Abstract—The ballistic MOSFET characteristics are compared
in detail with those of the experimental 70-nm device at low tem-
peratures reported by Sai-Halasz et al. The saturated region char-
acteristics for 0 8V show good agreement and a proper con-
sideration of higher subbands significantly improves agreement for
1 0 V. The discrepancy is large in the linear region due to
carrier scattering. The carrier backscattering mechanism and the
bias effect are discussed.
Index Terms—Cryogenic electronics, current density,
MOSFETs, semiconductor device modeling, semiconductor
devices, silicon, transistor.
I. INTRODUCTION
RECENTLY, ultrasmall MOSFETs of around 20 30 nmsize are fabricated and their high performance is reported
[1], [2]. On the other hand, the ballistic MOSFET has been pro-
posed and is supposed to indicate the limiting high performance
of the structure [3]. However, the comparison revealed that the
experimental performance does not show a high performance
like the limiting case, but is mostly less than 50% of the bal-
listic value [4]–[6]. This letter compares the ballistic MOSFET
characteristics with those of the famous 70-nm low-temperature
device reported by Sai-Halasz et al. [9]. The comparison shows
an excellent agreement between the two in a limited bias range.
II. CURRENT–VOLTAGE ( – ) CHARACTERISTICS
OF THE BALLISTIC MOSFET
The drain current per unit width and the inversion
charge density near the source edge of an n-channel ballistic
MOSFET on (100) surface of Si has been derived as [3]
(1)
(2)
Manuscript received June 3, 2002. The review of this letter was arranged by
Editor K. De Meyer.
The author is with the Institute of Applied Physics, University of Tsukuba,
Tsukuba, Ibaraki 305-8573, Japan (e-mail: natori@esys.tsukuba.ac.jp).
Digital Object Identifier 10.1109/LED.2002.803765
where
Boltzmann constant;
temperature;
( ) electron effective mass along (across) the
channel;
Fermi level of the source electrode;
MOS effective capacitance;
V , , and gate bias, drain bias, and threshold voltage,
respectively.
The potential curve within the channel (actually the lowest sub-
band bottom curve) has a maximum point adjacent to (or
at) the source edge [3]. is the th subband energy at this
maximum point. The Fermi–Dirac integral [7] is de-
fined as
(3)
In an ultrasmall MOSFET on a high-concentration substrate, it
is shown that the lowest subband accommodates a majority of
channel electrons, and the drain current is conveniently approx-
imated by a closed analytical expression of terminal voltages
(effective one-subband approximation) as [3], [4]
(4)
(5)
(6)
(7)
where m is the transverse electron mass of Si and
[88] is a parameter representing effective number of
the lowest equivalent valley.1
III. COMPARISON OF BALLISTIC MOSFET WITH THE
EXPERIMENTAL DEVICE
In [9], Sai-Halasz et al. disclosed the current–voltage ( – )
characteristics of a sub-100-nm MOSFET for the first time.
They fabricated a MOSFET with the 70-nm gate length as well
as the relaxed oxide thickness of 4.5 nm on a 2- cm p-type Si
wafer. The implant boron for threshold control was so managed
1The parameterM is discussed in [4] in detail. It depends on the lowest sub-
band population ratio, and the self-consistent Schrodinger–Poisson simulation
discussed in the text yields the ratio of 90% indicating that M = 2:2:
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Fig. 1. I –V characteristics of the ballistic MOSFET (solid lines) in
effective one-subband approximation [(4)–(7)] are compared with those of the
experimental 70-nm device at 77K (dashed lines) reported by Sai-Halasz et al.
[9]. The parameter is the gate bias from 0.2 V to 1.4 V at 0.2 V intervals.
that the surface boron concentration be as low as possible for
a given thermal budget. It was evaluated at 77 K, and the de-
vice characteristics with minimized carrier scattering were ex-
plored. The experimental – curves of the device are repro-
duced from their publication. The source and the drain parasitic
resistance and the drain-induced barrier lowering (DIBL) effect
need be considered so as to analyze the corresponding ballistic
MOSFET characteristics. They report the combined source and
drain resistance to be 250 270 per unit width [10], and we
use an equal value 130 for both electrodes. The potential drop
within the source and the drain is predicted from experimental
and the net voltage applied to the channel is extracted. As for
the DIBL effect, the saturation current of a ballistic MOSFET is
a function of [4], and hence of ( ). The derivative
of is derived as ( ,
and the value of ( ) for large and small is ex-
tracted from the experimental – curves. The extrapolation
of the – curve also yields the for a fixed , and the
is extracted as – V. We used
with nm, since the experimental
is estimated from the capacitance.
Fig. 1 compares the – characteristics of the experimental
device with those of the ballistic MOSFET in the effective one-
subband approximation [(4)–(7)]. The ballistic MOSFET curve
shows a slight hump between the linear and the saturated region.
The bias indicated in the figure is applied to terminals of the ex-
perimental device, and the net bias applied to channel is smaller
by the potential drop due to the source and drain parasitic resis-
tance. The “experimental” current increases in this region, then
the potential drop increases, the net decreases although the
at the terminal is constant, and so the “ballistic” current in
saturation seemingly decreases, forming a hump. The ballistic
curve well agrees with the experimental curve in restricted part
of saturated region when V. It is amazing that the bal-
listic MOSFET formula including only elementary parameters
like , , and , well reproduces the absolute value of an ex-
perimental device.
The discrepancy is large for V and also for the
linear region. In contrast to the high-concentration substrate em-
Fig. 2. I –V characteristics of the ballistic MOSFET (solid lines) where
higher subband effects are considered according to (1) and (2), are compared
with those of the same experimental device (dashed lines). The parameter is the
same as in Fig. 1.
ployed in recent sub-100-nm MOSFETs, a low-concentration
one is used here, which tends to reduce the subband-energy
spacing and enhances the higher subband effect. We compare
the ballistic MOSFET current with the experimental data con-
sidering the higher subband effects. A 2- cm p-type substrate
is used in the experiment, but the exact impurity concentration is
not known due to the B ion implantation. As for the subband-en-
ergy spacing, a self-consistent Schrodinger–Poisson simulation
for the ballistic MOSFET in saturation yields values
meV, meV, and meV (the
notation is after Stern [11]) at 77 K for low impurity concentra-
tion of 10 cm . Equations (1) and (2), as well as a choice
of fixed values meV, meV,
and meV (which gives slight increase of
doping, still higher subbands being neglected), significantly im-
prove agreement for V in the saturated region, as is
shown in Fig. 2. The agreement indicates the higher subband
effect is essential for prediction of saturation current with large
gate biases.
Fig. 2 suggests the carrier scattering significantly reduces cur-
rent in the linear and the low-drain-bias saturated region. The
following mechanism qualitatively explains the bias effect there.
We refer to the channel region of the length which extends
from the -point to a point where the potential drops down
to a value ( ) as the “backscattering region.”
Here ( 63 meV) is the optical phonon energy, and the
small mean kinetic energy at -point. The optical phonon
emission is suppressed in this region because the carrier energy
is not large enough. The absorption is rare at low temperatures,
and the elastic or quasi-elastic scattering like the impurity (the
surface-roughness) and the acoustic phonon scattering is dom-
inant, occasionally carrying electrons back to the source. Once
a carrier survives out of this region, it is exposed to the frequent
optical phonon emission and immediately loses its energy. The
enervated carrier has little chance to return to the source ever
after and eventually exits from the drain. The reduction of cur-
rent from the ballistic value is due to the backscattering of car-
riers in this “backscattering region.” If , the carrier
mean free path in the region, the MOSFET behaves like a bal-
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listic device, and if on the contrary, then the backscat-
tering dominates and the current is reduced. The backscattering
region extends to the whole channel when .
The increase of reduces , because it steepens the po-
tential slope in the channel, and the ballisticity is improved.
The point that the increased reduces and improves
ballisticity is analogous to the “ layer” theory discussed by
Lundstrom (see [12]) except that the length is controlled by
inelastic scattering. Both mechanisms have the same origin of
losing the longitudinal kinetic energy. Generally, nondegenerate
thermal carriers escape backscattering when they have traveled
across the layer thickness. However, if degenerate carriers in
low temperatures have a mean energy larger than the small
at -point, they can be back-scattered beyond the “
layer,” and may need to exceed the previous to escape
backscattering. The increase of at a fixed increases inter-
face normal field and intensifies scattering [12], which reduces
and enhances deviation from ballistic current.
IV. CONCLUSION
The K characteristics of the 70-nm MOSFET re-
ported by Sai-Halasz et al. [9] were compared with a ballistic
model. The results show that under low drain bias, the device
operated well under the ballistic limit, but for high drain bias,
the device operates essentially at the ballistic limit. These re-
sults can be qualitatively understood in terms of a simple model
for scattering.
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